

PLL Synchronization and Retiming at 1/5 Data Rate using Multiphase VCO and D-Type PFD

Figure **¥**2

D Boerstler


Q_1	Q_2	Q ₃	Q ₄	Q ₅	SynchState	RetimeState
X	0	0	1	1	1	4
1	X	0	0	ī	2	5
1	1	х	0	0	3	1
0	1	1	х	0	4	2
0	0	1	1	X	5	3


TABLE 1: Synchronization and Retiming State Identification Fig. 3

SynchState	Q_1	Q_2	Q_3	Q ₄	Q ₅	Clock Late wrt Data
1	0	0 ·	0	1	1	1
1	(1)	0	0	1	1	0
2	1	0	0	0	1	1
2	1	(1)	0	0	1	0
3	1	1	(0)	0	0	1
3	1	1	(1)	0	0	0
4	.0	1	1	(0)	0	1
4	0	1	1	1	0	0
5	0	0	1	1	0	1
5	0	0	1	1	1	0

TABLE 2: Determination of Timing Correction

F, g, 4






Clock Lags Data Figure 36

May 2, 2000

The state of the s

The state of the s

D-Boerstler



Clock Leads Data

Figure 4² >







Figure 5: Multiphase-PL-Lusing D-type-Phase Detector












Figure 1ǿ: Retime-Latch ≥

Figure 10! Multiphase PLL using Self-Correcting PD>

Figure 17: Multiphase PD-with-Retime-










Figure 14: PFD2








Retime State 1 Timing
Clock and Data Aligned
Figure 2 20

D Boerstler






Retime State 2 Timing Clock and Data Aligned


Figure 32/






Retime State 3 Timing
Clock and Data Aligned
Figure 4 22






Retime State 4 Timing Clock and Data Aligned Figure 5/23






Retime State 5 Timing Clock and Data Aligned Figure 6 24




Clock and Data Aligned
Figure \$\mathcal{1} 2 5





Retime State 1 Timing
Clock Lags Data
Figure 8 26



Retime State 2 Timing Clock Leads Data

Figure 927

The state of the same of the state of the

:=L

A.R. R. W. Will Strain